Cadence EDI 14.2


Cadence Encounter Digital Implementation (EDI) Design planning To create a design layout that fulfills the often-conflicting objectives of performance, power, and cost, engineers must perform comprehensive physical design space exploration and feasibility analysis up front. And with the complexity and size of today’s designs, engineers need a system with the capacity to handle 100M instances and more. Cadence GigaFlex technology adapts to growing capacity requirements while also retaining the relevant timing, placement, and congestion information to accurately evaluate and analyze complex giga-scale designs. Our giga-scale prototyping foundation flow allows you to implement a silicon virtual prototyping methodology to perform the planning and analysis that ensures a smooth handoff to the physical implementation flow. It also includes the latest low-power design and yield enhancement capabilities to support advanced node designs. First Encounter Design Exploration and Prototyping Enables quick full-chip virtual prototyping to accurately capture downstream physical/electrical impacts at the beginning of the design cycle. Its unique partitioning and budgeting capabilities combined with GigaFlex Abstraction Technology makes hierarchical implementation easier and faster for giga-scale, high-speed designs.


  • Previous:Cadence SPB OrCAD 16.60.040 Hotfix
  • Next:Cadence Encounter RTL Compiler v14.21
  • Relate Soft

      No information
    Letters A B C D E F G H I J K L M N O P Q R S T U V W X Y Z TOP