Found 177 query results that match Synopsys
-
- Synopsys SOLD 2009.06帮助文档.这主要是galaxy_docs_2009.06.The Synopsys Online Documentation collection (SOLD) is for Synopsys Implementation Group products only. such as Design Compiler, IC Compiler, Formality, Power products, PrimeTime, Star-RCXT, and TetraMax. ..
- Language : english Authorization: Pre Release Freshtime：2009-08-21 Size: 3.68G
-
- VCS® is the industry?s most comprehensive RTL verification solution in a single product, providing advanced bug-finding technologies, a built-in debug and visualization environment and support for all popular design and verification languages including Verilog, VHDL, SystemVerilog and SystemC.....
- Language : english Authorization: Retail Freshtime：2009-08-21 Size: 668MB
-
- VCS MX uses the Synopsys Installer tool, which allows you to use a
graphical user interface (GUI) or a text script. For information about
downloading Synopsys Installer and VCS MX, see “Downloading the
Software” in Installing Synopsys Tools
To install VCS MX by EST or from the CD, follow the proce.....
- Language : english Authorization: Retail Freshtime：2009-08-21 Size: 762MB
-
- The Challenge
Accurate transistor-level analysis of crosstalk-delay
As designs go down to 90-nm and below, crosstalk-delay becomes more than 25%
of total delay. Prior solutions including traditional static timing analysis with optional
3rd party crosstalk delay analysis do not provide the accuracy a.....
- Language : english Authorization: Retail Freshtime：2009-08-21 Size: 120MB
-
- Installing TetraMAX
This section describes Synopsys license key requirements and the two types of installation
for TetraMAX ATPG and TetraMAX IddQTest, version B-2008.09.
You can install TetraMAX as a stand-alone product or as an overlay product.
• Stand-alone (txs)
Install TetraMAX stand-alone in .....
- Language : english Authorization: Retail Freshtime：2009-07-02 Size: 118MB
-
- ::::::English Description::::::Timing closure in today抯 advanced designs remains the number one challenge for designers today, especially at 90-nanometers (nm) and below. A trusted timing sign-off solution that accurately models and predicts silicon behavior is required to enable designers to quick.....
- Language : english Authorization: Pre Release Freshtime：2009-07-02 Size: 413MB
-
- OVAs provide language capabilities to build and reuse libraries of pre-built assertions. This macro capability
provides a mechanism to build a reusable library of assertions, which can be shared within groups or among
the OpenVera community. With a library of assertions, designers will be able to re.....
- Language : english Authorization: Retail Freshtime：2009-06-14 Size: 464MB
-
- Recent collaboration between UMC and Synopsys has resulted in a complete RTL-to-GDSII reference design flow, which now includes critical design for manufacturing features for UMC抯 90nm process. Suzanna Chang, Senior Director of Marketing for UMC, and Paul Lai, Group Manager of Strategic Alliances, .....
- Language : english Authorization: Pre Release Freshtime：2009-05-16 Size: 376MB
-
- Synopsys’ Star-RCXT™ is the electronic design automation (EDA) industry’s gold standard for
parasitic extraction. It provides a single solution for ASIC, system-on-chip (SoC), digital custom,
memory and analog designs. Trusted by over 250 semiconductor companies and proven in thousands
of product.....
- Language : english Authorization: Retail Freshtime：2009-05-10 Size: 138MB
-
- Formality® is an equivalence-checking (EC) solution that uses formal, static techniques to determine if two versions of a design are functionally equivalent.
The size and complexity of today’s designs, coupled with the challenges of meeting timing, area, power and schedule, requires that the newe.....
- Language : english Authorization: Retail Freshtime：2009-05-10 Size: 55MB
-
- ::::::English Description::::::The Formality® Equivalence Checker uses formal techniques to prove or disprove equivalence between two versions of the same design. Equivalence checking is a type of static analysis that verifies large designs both quickly and completely without the use of test v.....
- Language : english Authorization: Pre Release Freshtime：2009-05-10 Size: 59MB
-
- Synopsys, Inc. (NASDAQ: SNPS), a world leader in semiconductor design software, today announced that Cypress Semiconductor Corp. has successfully taped out its West Bridge™ Antioch™ peripheral controller multimedia 3G/3.5G mobile phone integrated circuit (IC) using the Synopsys Galaxy™ design pla.....
- Language : english Authorization: Pre Release Freshtime：2009-05-01 Size: 92MB
-
- Simulates and analyzes systems, sub-systems and components (hydraulic, electronic, mechanical, thermal, etc.) under a variety of different operational and environmental conditions
* Optimize system for performance, reliability, and cost
* Reduce effects of variation
* Bound worst case be.....
- Language : english Authorization: Pre Release Freshtime：2009-02-06 Size: 382MB
-
- The Milkyway™ Database provides the unifying design storage for Synopsys?Galaxy™ Design Platform. The production-proven, widely used Milkyway database provides persistent data storage that links Galaxy platform tools together thereby eliminating the need for large, intermediate exchange .....
- Language : english Authorization: Retail Freshtime：2009-02-03 Size: 92.1MB
-
- ::::English Description::::::Timing closure in today advanced designs remains the number one challenge for designers today, especially at 90-nanometers (nm) and below. A trusted timing sign-off solution that accurately models and predicts silicon behavior is required to enable designers to quickly a.....
- Language : english Authorization: Pre Release Freshtime：2009-01-09 Size: 384MB
-
-
High-Level Algorithm Implementation for FPGAs and ASICs
The Synplify DSP tool provides a unique high-level synthesis methodology that realizes significant productivity and portability advantages. System and algorithm designers can quickly capture complex algorithmic behavior using the Synplify .....
- Language : english Authorization: Pre Release Freshtime：2008-12-29 Size: 277MB
-
- * Rapidly create and verify technology independent DSP models that are fully portable across vendor and device technologies.
* Unique Synplify DSP synthesis engine automatically creates optimized algorithm RTL architectures from your DSP model.
* Powerful DSP synthesis optimizations enab.....
- Language : english Authorization: Pre Release Freshtime：2008-12-29 Size: 268MB
-
- ynopsys, Inc. is the solutions leader in electronic design automation (EDA) software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and.....
- Language : english Authorization: Business Freshtime：2008-10-29 Size: 1.11G
-
- The installation instructions in this document are the most up-to-date
available at the time of production. However, changes might have occurred.
For the latest installation information, see the product release notes or
documentation.
This document provides instructions for the UNIX, Linux, and Wind.....
- Language : english Authorization: Business Freshtime：2008-10-29 Size: 54MB
-
- Synopsys Analysis and Debug products provide a unique approach to transistor-level verification that enables engineers to efficiently analyze and debug complex AMS systems-on-chips (SoCs). CustomExplorer addresses the need for an effective transistor-level debugging environment. The tools provide a .....
- Language : english Authorization: Retail Freshtime：2008-10-29 Size: 9MB