Cadence MMSim v11.1


Cadence MMSim v11.1 Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, announced the availability of Cadence® Virtuoso® Accelerated Parallel Simulator (APS), its next-generation circuit simulator, with the full accuracy of the industry reference Virtuoso Spectre® Circuit Simulator, developed to solve the largest and most complex analog and mixed-signal designs across all process nodes. A key part of the Cadence Multi-Mode Simulation solution (MMSIM) 7.1 release, the new simulator consists of a combination of proven Cadence simulation technologies and a breakthrough parallel circuit solver, along with a newly architected engine that efficiently harnesses the power of multiprocessing computing platforms. The result is a circuit simulator with an accuracy and use model identical to the Virtuoso Spectre Circuit Simulator, delivering significantly improved single-thread performance and scalable multi-thread performance. The Virtuoso Accelerated Parallel Simulator improves convergence and capacity for designs with hundreds of thousands of transistors, reducing design and verification time in most cases from weeks to hours. “We are pleased to find a next-generation simulator on the market that can keep pace with our performance requirements for top-level simulation of custom digital and analog designs, such as a DC-DC converter,” said Helmut Schweiss, director of new business start-ups at ON Semiconductor. “The Virtuoso Accelerated Parallel Simulator delivered a 20.6 times performance boost over traditional SPICE simulators, which enabled us to verify and detect multiple design issues, and meet our critical tapeout deadline. This would not have been possible otherwise, and eliminated unwanted surprises during our silicon verification.” The Virtuoso Accelerated Parallel Simulator addresses performance and capacity challenges that occur when designing and verifying large tightly coupled and post layout analog and mixed-signal blocks and subsystems, where solving the circuit structure is a bottleneck in simulation. The new simulator delivers exceptional performance, and is significantly faster than the traditional SPICE circuit simulators for pre and post-layout analog blocks and mixed-signal designs. This greatly improves IC designers’ productivity by completing most simulation tasks within the same work day and enables verification tasks that would otherwise be impractical, leading to greater confidence in first-pass silicon success. The Virtuoso Accelerated Parallel Simulator has been extensively tested with hundreds of customer designs and validated by more than 20 industry-leading customers on performance, capacity, and ? most importantly ? accuracy against the industry’s standard, Virtuoso Spectre Circuit Simulator. These customers have tested the new simulator on almost every type of analog and mixed-signal design, including Phase Locked Loops, Data Converters, Memory IPs, Power management circuits and several full-chip designs prior to tapeout. The Virtuoso Accelerated Parallel Simulator, combined with a modern multiprocessing computing platform and MMSIM’s flexible token-based licensing model, delivers a powerful and cost-effective circuit simulator with significant focus on complex analog designs and mixed-signal IC verification. “Productivity boost in our verification flow is a critical requirement and we are very encouraged to see a next-generation SPICE simulator on the market that can handle large, complex designs we are creating,” said Raed Moughabghab, director of the Mixed Signal Design Group at Entropic Communications. The new simulator is compatible with existing Cadence simulation technologies, enabling customers to preserve investments made with Virtuoso custom IC platform without adoption barriers.


  • Previous:Cadence SPB OrCAD 16.5.015
  • Next:Cadence Physical Verification System(PVS) v10.1
  • Letters A B C D E F G H I J K L M N O P Q R S T U V W X Y Z TOP