Found 7 query results that match Assura
-
- Cadence ASSURA 6.16.04.14.001
Key Benefits
Trusted custom/analog signoff for mature nodes
Integrated with Virtuoso AMS/custom design and simulation technologies
Decreases overall DRC/LVS signoff iterations with an intuitive Virtuoso platform-based debug environment
Cadence® Assura® .....
- Language : english Authorization: Pre Release Freshtime:2018-09-03 Size: 1DVD
-
- Agilent Model Quality Assurance 2016.01
Model Quality Assurance (MQA) is a collection of comprehensive SPICE
model validation procedures, interfaces and utilities that provide the ability
to thoroughly check SPICE model quality and automate QA and reporting
procedures for various semiconductor de.....
- Language : english Authorization: Pre Release Freshtime:2016-04-11 Size: 1CD
-
- Cadence® Assura® Physical Verification supports both interactive and batch operation modes with a single set of design rules. It uses hierarchical processing and multi-processing for fast, efficient identification and correction of design rule errors. Unique pattern-checking capabilities enable si.....
- Language : english Authorization: Pre Release Freshtime:2014-08-20 Size: 2DVD
-
- Cadence® Assura®v6 Physical Verification supports both interactive and batch operation modes with a single set of design rules. It uses hierarchical processing and multi-processing for fast, efficient identification and correction of design rule errors. Unique pattern-checking capabilities enable .....
- Language : english Authorization: Business Freshtime:2012-07-08 Size: 2DVD
-
- Cadence® Assura® Design Rule Checker (DRC) is part of the
design verification suite of tools within the Virtuoso® custom
design platform. Assura DRC is a full-featured tool that supports
both interactive and batch operation modes and utilizes hierar-
chical processing for fast, efficient iden.....
- Language : english Authorization: Pre Release Freshtime:2011-04-15 Size: 4 CD
-
- Cadence Assura 4.10 Linux Physical Verification supports both interactive and batch operation modes with a single set of design rules. It uses hierarchical processing and multi-processing for fast, efficient identification and correction of design rule errors. Unique pattern-checking capabilities.....
- Language : english Authorization: Pre Release Freshtime:2009-09-26 Size: 1.65G
-
- Analog/mixed-signal extractor; provides high-speed parasitic extraction on full-chip layouts with silicon accuracy; part of the silicon analysis function inside the Virtuoso® custom design platform
..
- Language : english Authorization: Retail Freshtime:2008-09-03 Size: 1.43G