Mentor.Graphics.ModelSIM.SE.v10.6d

Description

Mentor.Graphics.ModelSIM.SE.v10.6d In addition to supporting standard HDLs, ModelSim increases design quality and debug productivity. ModelSim’s award-winning Single Kernel Simulator (SKS) technology enables transparent mixing of VHDL and Verilog in one design. Its architecture allows platform-independent compile with the outstanding performance of native compiled code. The graphical user interface is powerful, consistent, and intuitive. All windows update automatically following activity in any other window. For example, selecting a design region in the Structure window automatically updates the Source, Signals, Process, and Variables windows. You can edit, recompile, and re-simulate without leaving the ModelSim environment. All user interface operations can be scripted and simulations can run in batch or interactive modes. ModelSim simulates behavioral, RTL, and gate-level code, including VHDL VITAL and Verilog gate libraries, with timing provided by the Standard Delay Format (SDF). ModelSim shares a common front end and user interfaces with Mentor's flagship simulator Questa®. This allows customers to easily upgrade to Questa should they need higher performance and support for advanced Verification capabilities.

Download-

  • Previous:Mentor.Graphics.FloEFD.17.3.0.4264
  • Next:Mentor Graphics Calibre 2018.2.33.24
  • Letters A B C D E F G H I J K L M N O P Q R S T U V W X Y Z TOP