Cadence Allegro Sigrity 16.62


Integrated with Cadence® Allegro® PCB and IC Package design, editing, and routing technologies, Allegro Sigrity™ SI provides advanced SI analysis both pre- and post-layout. Operating early in the design cycle allows for “what if” scenario exploration, sets more accurate design constraints, and reduces design iterations. Allegro Sigrity SI reads and writes directly to the Allegro PCB and IC Package design database for fast and accurate integration of results. It provides a SPICE-based simulator and embedded field solvers for extraction of 2D and 3D structures. It supports transistor-level and behavioral I/O modeling, including power-aware IBIS 5.0 model generation. Parallel bus and serial channel architecture can be explored pre-layout to compare alternatives, or post-layout for a comprehensive analysis of all associated signals. Features and Benefits Performs a wide variety of SI analyses Early detection of design errors to increase first-pass success Sets accurate constraints, quickly and early in the process Improves product performance through solution-space exploration Explores alternative topologies in the earliest stages Generates S-parameters from signal topologies or analyzes signals in S-parameter format Generates estimated crosstalk tables to increase design efficiency Performs post-layout verifications directly from Allegro PCB and IC Package design canvas Verifies multiple-board and silicon-package-board signal paths


  • Previous:Cadence.ADW.v16.60.015
  • Next:Cadence Physical Verification System (PVS) v13.1
  • Letters A B C D E F G H I J K L M N O P Q R S T U V W X Y Z TOP